SOLOMON SYSTECH
SEMICONDUCTOR TECHNICAL DATA
This document contains information on a new product. Specifications and information herein are subject to
change without notice.
http://www.solomon-systech.com
SSD1702 Rev 1.1 P 1/46 Dec 2003 Copyright 2003 Solomon Systech Limited
Advance Information
240 Outputs
Common / Segment Driver
SSD1702
Solomon Systech Dec 2003 P 2/46 Rev 1.1 SSD1702
TABLE OF CONTENTS
1. GENERAL DESCRIPTION ................................................................................................................ 5
2. FEATURES ........................................................................................................................................ 5
3. ORDERING INFORMATION ............................................................................................................. 5
4. BLOCK DIAGRAM ............................................................................................................................ 7
5. DIE PAD COORDINATES ................................................................................................................. 8
6. TAB PACKAGE PIN ASSIGNMENT............................................................................................... 13
7. PIN DESCRIPTION.......................................................................................................................... 19
8. FUNCTIONAL BLOCK DESCRIPTIONS ........................................................................................22
9. FUNCTIONAL OPERATIONS ......................................................................................................... 24
10. DISPLAY DATA AND DRIVER OUTPUT PINS MAPPING ............................................................ 26
11. PRECAUTION.................................................................................................................................. 27
12. MAXIMUM RATINGS....................................................................................................................... 28
13. DC CHARACTERISTICS................................................................................................................. 29
14. AC CHARACTERISTICS................................................................................................................. 31
15. APPLICATION EXAMPLES OF COMMON DRIVERS ................................................................... 35
16. APPLICATION EXAMPLES OF SEGMENT DRIVERS .................................................................. 37
17. TIMING CHART OF CASCADE CONNECTION OF SEGMENT DRIVERS................................... 38
18. APPLICATION EXAMPLES ............................................................................................................39
19. TAB PACKAGE DETAIL DIMENSIONS......................................................................................... 40
SSD1702 Rev 1.1 P 3/46 Dec 2003 Solomon Systech
TABLE OF TABLES
Table 1 - Ordering Information .................................................................................................................. 5
Table 2 - SSD1702Z die pad coordinates................................................................................................ 10
Table 3 - SSD1702T1 pin assignment ..................................................................................................... 14
Table 4 - SSD1702T2 pin assignment ..................................................................................................... 16
Table 5 - SSD1702T3 pin assignment ..................................................................................................... 18
Table 6 - Output level truth table for segment mode.............................................................................24
Table 7 - Output level truth table for common mode ............................................................................ 25
Table 8 - 4-bit parallel, Segment Mode.................................................................................................... 26
Table 9 - 8-bit parallel, Segment Mode.................................................................................................... 26
Table 10 - Common Mode......................................................................................................................... 26
Table 11 - Maximum Ratings (Voltage Referenced to VSS)..................................................................28
Table 12 - DC Characteristics (Unless otherwise specified, voltage referenced to VSS, VDD = 2.4 to
3.6V, V0=+15.0 to +30.0V, TA = -30 to 85°
°°
°C) ........................................................................... 29
Table 13 - DC Characteristics (Unless otherwise specified, voltage referenced to VSS, VDD = 2.4 to
3.6V, V0=+15.0 to +30.0V, TA = -30 to 85°
°°
°C) ........................................................................... 30
Table 14 - Interface Timing Characteristics (Unless otherwise specified, voltage referenced to VSS,
VDD = +3.0 to +3.6V, V0=+15.0 to +30.0V, TA = -30 to 85°
°°
°C) ................................................ 31
Table 15 - Interface Timing Characteristics (VDD – VSS = +2.4 to +3.0V, V0=+15.0 to +30.0V, TA = -
35 to 85°
°°
°C)................................................................................................................................ 32
Table 16 - Interface Timing Characteristics (VDD - VSS = +2.4 to +3.6V, V0=+15.0 to +30.0V, TA = -35
to 85°
°°
°C)..................................................................................................................................... 34
Solomon Systech Dec 2003 P 4/46 Rev 1.1 SSD1702
TABLE OF FIGURES
Figure 1 - Block Diagram of SSD1702....................................................................................................... 7
Figure 2 - SSD1702Z die pad assignment................................................................................................. 8
Figure 3 - Alignment mark detail dimensions .......................................................................................... 9
Figure 4 - SSD1702T1 pin assignment (Copper view)........................................................................... 13
Figure 5 - SSD1702T2 pin assignment (Copper view)........................................................................... 15
Figure 6 - SSD1702T3 pin assignment (Copper view)........................................................................... 17
Figure 7 - Illustration of output voltages in segment mode ................................................................. 24
Figure 8 - Illustration of output voltages in common mode ................................................................. 25
Figure 9 - Recommended power up and down sequence ....................................................................27
Figure 10 - Timing characteristics of SSD1702 in Segment mode ......................................................33
Figure 11 - Timing characteristics of SSD1702 in Common mode ...................................................... 34
Figure 12 - Application example of Single mode (L/R = L) ................................................................... 35
Figure 13 - Application example of Single mode (L/R = H) ................................................................... 35
Figure 14 - Application example of Dual mode (L/R = L) ......................................................................36
Figure 15 - Application example of Dual mode (L/R = H) ...................................................................... 36
Figure 16 - Application example of Segment mode (L/R = L)...............................................................37
Figure 17 - Application example of Segment mode (L/R = H) .............................................................. 37
Figure 18 - Timing chart of cascade connection of segment drivers.................................................. 38
Figure 19 - Typical configuration for 320x240 application ...................................................................39
Figure 20 - SSD1702T1 TAB detail dimensions .....................................................................................40
Figure 21 - SSD1702T2 TAB detail dimensions .....................................................................................42
Figure 22 - SSD1702T3 TAB detail dimensions .....................................................................................44
SSD1702 Rev 1.1 P 5/46 Dec 2003 Solomon Systech
1. General Description
SSD1702 is a 240-outputs LCD driver capable of both COMMON or SEGMENT driving, selected by
hardware pin setting. It is designed for high resolution dot matrix type LCD panel for the use on PDA or
terminal.
SSD1702 can be used in cascade mode to support display system with more than 240 rows or columns.
In segment mode, 4-bit or 8-bit parallel input modes are available through pin selection.
2. FEATURES
BOTH SEGMENT AND COMMON MODE
Supply voltage for LC driver: +15.0 to +30.0 V
Supply voltage for logic system: +2.4 to +3.6 V
240 outputs for either common or segment driving
Pin selectable between common and segment mode
Low output impedance
Low power consumption
SEGMENT MODE
Maximum XCK clock frequency: 20 MHz (VDD = +3.0 to +3.6V)
15 MHz (VDD = +2.4 to +3.0V)
Pin selectable 4-bit or 8-bit input modes
Automatic transfer function of enable signal
Automatically stop the internal clock after counting 240 bits of input data in chip select mode
Line latch circuit reset function when DISPOFF# active
COMMON MODE
Maximum LP clock frequency: 1 MHz (VDD = +2.4 to 3.6V)
Built-in 240 bits bi-directional shift register
Single (240 bits shift register) or Dual mode (two 120 bits shift register) operations
Shift register circuit reset function when DISPOFF# active
3. ORDERING INFORMATION
Table 1 - Ordering Information
Ordering Part Number Outerlead pitch (mm) Package Form Reference Remark
SSD1702Z N/A Gold Bump Die Figure 2 on
page 7 -
SSD1702T1R1 0.21 TAB
Figure 20 on
page 39 -
SSD1702T2R1 0.20 TAB
Figure 21 on
page 41 -
SSD1702T3R1 0.055 TAB
Figure 22 on
page 43 -
Solomon Systech Dec 2003 P 6/46 Rev 1.1 SSD1702
SSD1702 Rev 1.1 P 7/46 Dec 2003 Solomon Systech
4. BLOCK DIAGRAM
Figure 1 - Block Diagram of SSD1702
V0
V12
V5
V43
Y240 Y239.......................................................Y2 Y1
LEVEL
SHIFTER
240 BITS LEVEL SHIFTER
240 BITS 4-LEVEL DRIVER
ACTIVE
CONTROL
CONTROL
LOGIC
DATA CONTROL
240 BITS LINE LATCH / SHIFT REGISTER
DATA LATCH CONTROL
V5
V43
V12
V0
FR
DISPOFF#
EIO1
EIO2
LP
XCK
S/C
MD
L/R
4BITS*2
DATA
LATCH
240
8
240
8888
8
D0 D2D1 D3 D5D4 D7D6
VDD VSS
...................................
POWER ON RESET
..............8 * 30...............
DATA LATCH
Solomon Systech Dec 2003 P 8/46 Rev 1.1 SSD1702
5. DIE PAD COORDINATES
Figure 2 - SSD1702Z die pad assignment
Die Size: 12.65mm x 1.25 mm
Die Height: 533um
Bump Size:
Pad 1, 102, 113, 358 65um x 50um
Pad 2-101 49um x 105um
Pad 103-112, 359-368 65um x 49um
Pad 114, 115, 356, 357 50um x 95um
Pad 116-355 33um x 95um
Alignment Mark:
Type Size Coordinate
T shape 75um x 75um -5989.0, 147.3
+ shape 75um x 75um 5989.0, 147.3
Circle R-37.5um -5989.0,-215.0
Circle R-37.5um 5989.0,-215.0
Pad 1,2,3,…->102
Gold Bumps face up
SSD1702Z
X
Y
NC
NC
NC
Y1
Y2
Y3
Y4
Y5
Y6
Y7
Y8
Y9
Y10
.
.
.
.
.
.
.
.
.
.
.
.
.
Y231
Y232
Y233
Y234
Y235
Y236
Y237
Y238
Y239
Y240
NC
NC
NC
NC
NC
V43 (X5)
V5 (X5)
VSS (X7)
MD
MD
L/R
L/R
FR
FR
FR
EIO1 (X3)
LP
LP
LP
DISPOFF#
DISPOFF#
DISPOFF#
XCK
XCK
XCK
D7 (X3)
D6 (X3)
D5 (X3)
D4 (X3)
D3 (X3)
D2 (X3)
D1 (X3)
D0 (X3)
EIO2 (X3)
S/C
S/C
VDD (X12)
VSS (X9)
V5 (X5)
V43 (X5)
NC
NC
V0 (x5)
V12 (x5)
V0 (x5)
V12 (x5)
X
Y
SSD1702 Rev 1.1 P 9/46 Dec 2003 Solomon Systech
T shape
+ shape
Circle
Unit in µ
µµ
µm
Figure 3 - Alignment mark detail dimensions
Solomon Systech Dec 2003 P 10/46 Rev 1.1 SSD1702
Table 2 - SSD1702Z die pad coordinates
Pad no. Pad name X Y Pad no. Pad name X Y Pad no. Pad name X Y
1 NC -6181.5 -473.9 61 D7 1030.9 -473.9 121 Y6 5640.0 495.9
2 NC -6102.7 -473.9 62 D7 1107.1 -473.9 122 Y7 5592.0 495.9
3 V43 -6026.5 -473.9 63 D7 1183.3 -473.9 123 Y8 5544.0 495.9
4 V43 -5950.3 -473.9 64 XCK 1574.9 -473.9 124 Y9 5496.0 495.9
5 V43 -5874.1 -473.9 65 XCK 1651.1 -473.9 125 Y10 5448.0 495.9
6 V43 -5797.9 -473.9 66 XCK 1727.3 -473.9 126 Y11 5400.0 495.9
7 V43 -5721.7 -473.9 67 DISPOFF# 1951.3 -473.9 127 Y12 5352.0 495.9
8 V5 -5645.5 -473.9 68 DISPOFF# 2027.5 -473.9 128 Y13 5304.0 495.9
9 V5 -5569.3 -473.9 69 DISPOFF# 2103.7 -473.9 129 Y14 5256.0 495.9
10 V5 -5493.1 -473.9 70 LP 2495.3 -473.9 130 Y15 5208.0 495.9
11 V5 -5416.9 -473.9 71 LP 2571.5 -473.9 131 Y16 5160.0 495.9
12 V5 -5340.7 -473.9 72 LP 2647.7 -473.9 132 Y17 5112.0 495.9
13 VSS -5177.3 -473.9 73 EIO1 2871.7 -473.9 133 Y18 5064.0 495.9
14 VSS -5101.1 -473.9 74 EIO1 2947.9 -473.9 134 Y19 5016.0 495.9
15 VSS -5024.9 -473.9 75 EIO1 3024.1 -473.9 135 Y20 4968.0 495.9
16 VSS -4948.7 -473.9 76 FR 3331.9 -473.9 136 Y21 4920.0 495.9
17 VSS -4872.5 -473.9 77 FR 3408.1 -473.9 137 Y22 4872.0 495.9
18 VSS -4796.3 -473.9 78 FR 3484.3 -473.9 138 Y23 4824.0 495.9
19 VSS -4720.1 -473.9 79 L/R 3875.9 -473.9 139 Y24 4776.0 495.9
20 VSS -4643.9 -473.9 80 L/R 3952.1 -473.9 140 Y25 4728.0 495.9
21 VSS -4567.7 -473.9 81 MD 4176.1 -473.9 141 Y26 4680.0 495.9
22 VDD -4259.9 -473.9 82 MD 4252.3 -473.9 142 Y27 4632.0 495.9
23 VDD -4183.7 -473.9 83 VSS 4643.9 -473.9 143 Y28 4584.0 495.9
24 VDD -4107.5 -473.9 84 VSS 4720.1 -473.9 144 Y29 4536.0 495.9
25 VDD -4031.3 -473.9 85 VSS 4796.3 -473.9 145 Y30 4488.0 495.9
26 VDD -3955.1 -473.9 86 VSS 4872.5 -473.9 146 Y31 4440.0 495.9
27 VDD -3878.9 -473.9 87 VSS 4948.7 -473.9 147 Y32 4392.0 495.9
28 VDD -3802.7 -473.9 88 VSS 5024.9 -473.9 148 Y33 4344.0 495.9
29 VDD -3726.5 -473.9 89 VSS 5101.1 -473.9 149 Y34 4296.0 495.9
30 VDD -3650.3 -473.9 90 VSS 5177.3 -473.9 150 Y35 4248.0 495.9
31 VDD -3574.1 -473.9 91 V5 5340.7 -473.9 151 Y36 4200.0 495.9
32 VDD -3497.9 -473.9 92 V5 5416.9 -473.9 152 Y37 4152.0 495.9
33 VDD -3421.7 -473.9 93 V5 5493.1 -473.9 153 Y38 4104.0 495.9
34 VDD -3345.5 -473.9 94 V5 5569.3 -473.9 154 Y39 4056.0 495.9
35 S/C -2950.9 -473.9 95 V5 5645.5 -473.9 155 Y40 4008.0 495.9
36 S/C -2874.7 -473.9 96 V43 5721.7 -473.9 156 Y41 3960.0 495.9
37 EIO2 -2650.7 -473.9 97 V43 5797.9 -473.9 157 Y42 3912.0 495.9
38 EIO2 -2574.5 -473.9 98 V43 5874.1 -473.9 158 Y43 3864.0 495.9
39 EIO2 -2498.3 -473.9 99 V43 5950.3 -473.9 159 Y44 3816.0 495.9
40 D0 -2106.7 -473.9 100 V43 6026.5 -473.9 160 Y45 3768.0 495.9
41 D0 -2030.5 -473.9 101 NC 6102.7 -473.9 161 Y46 3720.0 495.9
42 D0 -1954.3 -473.9 102 NC 6181.5 -473.9 162 Y47 3672.0 495.9
43 D1 -1730.3 -473.9 103 V12 6181.5 -337.9 163 Y48 3624.0 495.9
44 D1 -1654.1 -473.9 104 V12 6181.5 -261.7 164 Y49 3576.0 495.9
45 D1 -1577.9 -473.9 105 V12 6181.5 -185.5 165 Y50 3528.0 495.9
46 D2 -1186.3 -473.9 106 V12 6181.5 -109.3 166 Y51 3480.0 495.9
47 D2 -1110.1 -473.9 107 V12 6181.5 -33.1 167 Y52 3432.0 495.9
48 D2 -1033.9 -473.9 108 V0 6181.5 43.1 168 Y53 3384.0 495.9
49 D3 -809.9 -473.9 109 V0 6181.5 119.3 169 Y54 3336.0 495.9
50 D3 -733.7 -473.9 110 V0 6181.5 195.5 170 Y55 3288.0 495.9
51 D3 -657.5 -473.9 111 V0 6181.5 271.7 171 Y56 3240.0 495.9
52 D4 -265.9 -473.9 112 V0 6181.5 347.9 172 Y57 3192.0 495.9
53 D4 -189.7 -473.9 113 NC 6181.5 495.9 173 Y58 3144.0 495.9
54 D4 -113.5 -473.9 114 NC 6081.0 495.9 174 Y59 3096.0 495.9
55 D5 110.5 -473.9 115 NC 5980.5 495.9 175 Y60 3048.0 495.9
56 D5 186.7 -473.9 116 Y1 5880.0 495.9 176 Y61 3000.0 495.9
57 D5 262.9 -473.9 117 Y2 5832.0 495.9 177 Y62 2952.0 495.9
58 D6 654.5 -473.9 118 Y3 5784.0 495.9 178 Y63 2904.0 495.9
59 D6 730.7 -473.9 119 Y4 5736.0 495.9 179 Y64 2856.0 495.9
60 D6 806.9 -473.9 120 Y5 5688.0 495.9 180 Y65 2808.0 495.9
SSD1702 Rev 1.1 P 11/46 Dec 2003 Solomon Systech
Pad no. Pad name X Y Pad no. Pad name X Y Pad no. Pad name X Y
181 Y66 2760.0 495.9 241 Y126 -264.0 495.9 301 Y186 -3288.0 495.9
182 Y67 2712.0 495.9 242 Y127 -312.0 495.9 302 Y187 -3336.0 495.9
183 Y68 2664.0 495.9 243 Y128 -360.0 495.9 303 Y188 -3384.0 495.9
184 Y69 2616.0 495.9 244 Y129 -408.0 495.9 304 Y189 -3432.0 495.9
185 Y70 2568.0 495.9 245 Y130 -456.0 495.9 305 Y190 -3480.0 495.9
186 Y71 2520.0 495.9 246 Y131 -504.0 495.9 306 Y191 -3528.0 495.9
187 Y72 2472.0 495.9 247 Y132 -552.0 495.9 307 Y192 -3576.0 495.9
188 Y73 2424.0 495.9 248 Y133 -600.0 495.9 308 Y193 -3624.0 495.9
189 Y74 2376.0 495.9 249 Y134 -648.0 495.9 309 Y194 -3672.0 495.9
190 Y75 2328.0 495.9 250 Y135 -696.0 495.9 310 Y195 -3720.0 495.9
191 Y76 2280.0 495.9 251 Y136 -744.0 495.9 311 Y196 -3768.0 495.9
192 Y77 2232.0 495.9 252 Y137 -792.0 495.9 312 Y197 -3816.0 495.9
193 Y78 2184.0 495.9 253 Y138 -840.0 495.9 313 Y198 -3864.0 495.9
194 Y79 2136.0 495.9 254 Y139 -888.0 495.9 314 Y199 -3912.0 495.9
195 Y80 2088.0 495.9 255 Y140 -936.0 495.9 315 Y200 -3960.0 495.9
196 Y81 1896.0 495.9 256 Y141 -984.0 495.9 316 Y201 -4008.0 495.9
197 Y82 1848.0 495.9 257 Y142 -1032.0 495.9 317 Y202 -4056.0 495.9
198 Y83 1800.0 495.9 258 Y143 -1080.0 495.9 318 Y203 -4104.0 495.9
199 Y84 1752.0 495.9 259 Y144 -1128.0 495.9 319 Y204 -4152.0 495.9
200 Y85 1704.0 495.9 260 Y145 -1176.0 495.9 320 Y205 -4200.0 495.9
201 Y86 1656.0 495.9 261 Y146 -1224.0 495.9 321 Y206 -4248.0 495.9
202 Y87 1608.0 495.9 262 Y147 -1272.0 495.9 322 Y207 -4296.0 495.9
203 Y88 1560.0 495.9 263 Y148 -1320.0 495.9 323 Y208 -4344.0 495.9
204 Y89 1512.0 495.9 264 Y149 -1368.0 495.9 324 Y209 -4392.0 495.9
205 Y90 1464.0 495.9 265 Y150 -1416.0 495.9 325 Y210 -4440.0 495.9
206 Y91 1416.0 495.9 266 Y151 -1464.0 495.9 326 Y211 -4488.0 495.9
207 Y92 1368.0 495.9 267 Y152 -1512.0 495.9 327 Y212 -4536.0 495.9
208 Y93 1320.0 495.9 268 Y153 -1560.0 495.9 328 Y213 -4584.0 495.9
209 Y94 1272.0 495.9 269 Y154 -1608.0 495.9 329 Y214 -4632.0 495.9
210 Y95 1224.0 495.9 270 Y155 -1656.0 495.9 330 Y215 -4680.0 495.9
211 Y96 1176.0 495.9 271 Y156 -1704.0 495.9 331 Y216 -4728.0 495.9
212 Y97 1128.0 495.9 272 Y157 -1752.0 495.9 332 Y217 -4776.0 495.9
213 Y98 1080.0 495.9 273 Y158 -1800.0 495.9 333 Y218 -4824.0 495.9
214 Y99 1032.0 495.9 274 Y159 -1848.0 495.9 334 Y219 -4872.0 495.9
215 Y100 984.0 495.9 275 Y160 -1896.0 495.9 335 Y220 -4920.0 495.9
216 Y101 936.0 495.9 276 Y161 -2088.0 495.9 336 Y221 -4968.0 495.9
217 Y102 888.0 495.9 277 Y162 -2136.0 495.9 337 Y222 -5016.0 495.9
218 Y103 840.0 495.9 278 Y163 -2184.0 495.9 338 Y223 -5064.0 495.9
219 Y104 792.0 495.9 279 Y164 -2232.0 495.9 339 Y224 -5112.0 495.9
220 Y105 744.0 495.9 280 Y165 -2280.0 495.9 340 Y225 -5160.0 495.9
221 Y106 696.0 495.9 281 Y166 -2328.0 495.9 341 Y226 -5208.0 495.9
222 Y107 648.0 495.9 282 Y167 -2376.0 495.9 342 Y227 -5256.0 495.9
223 Y108 600.0 495.9 283 Y168 -2424.0 495.9 343 Y228 -5304.0 495.9
224 Y109 552.0 495.9 284 Y169 -2472.0 495.9 344 Y229 -5352.0 495.9
225 Y110 504.0 495.9 285 Y170 -2520.0 495.9 345 Y230 -5400.0 495.9
226 Y111 456.0 495.9 286 Y171 -2568.0 495.9 346 Y231 -5448.0 495.9
227 Y112 408.0 495.9 287 Y172 -2616.0 495.9 347 Y232 -5496.0 495.9
228 Y113 360.0 495.9 288 Y173 -2664.0 495.9 348 Y233 -5544.0 495.9
229 Y114 312.0 495.9 289 Y174 -2712.0 495.9 349 Y234 -5592.0 495.9
230 Y115 264.0 495.9 290 Y175 -2760.0 495.9 350 Y235 -5640.0 495.9
231 Y116 216.0 495.9 291 Y176 -2808.0 495.9 351 Y236 -5688.0 495.9
232 Y117 168.0 495.9 292 Y177 -2856.0 495.9 352 Y237 -5736.0 495.9
233 Y118 120.0 495.9 293 Y178 -2904.0 495.9 353 Y238 -5784.0 495.9
234 Y119 72.0 495.9 294 Y179 -2952.0 495.9 354 Y239 -5832.0 495.9
235 Y120 24.0 495.9 295 Y180 -3000.0 495.9 355 Y240 -5880.0 495.9
236 Y121 -24.0 495.9 296 Y181 -3048.0 495.9 356 NC -5980.5 495.9
237 Y122 -72.0 495.9 297 Y182 -3096.0 495.9 357 NC -6081.0 495.9
238 Y123 -120.0 495.9 298 Y183 -3144.0 495.9 358 NC -6181.5 495.9
239 Y124 -168.0 495.9 299 Y184 -3192.0 495.9 359 V0 -6181.5 347.9
240 Y125 -216.0 495.9 300 Y185 -3240.0 495.9 360 V0 -6181.5 271.7
Solomon Systech Dec 2003 P 12/46 Rev 1.1 SSD1702
Pad no. Pad name X Y
361 V0 -6181.5 195.5
362 V0 -6181.5 119.3
363 V0 -6181.5 43.1
364 V12 -6181.5 -33.1
365 V12 -6181.5 -109.3
366 V12 -6181.5 -185.5
367 V12 -6181.5 -261.7
368 V12 -6181.5 -337.9
SSD1702 Rev 1.1 P 13/46 Dec 2003 Solomon Systech
6. TAB package pin assignment
SSD1702T1 TAB
Figure 4 - SSD1702T1 pin assignment (Copper view)
Solomon Systech Dec 2003 P 14/46 Rev 1.1 SSD1702
Table 3 - SSD1702T1 pin assignment
Pin no. Pin Name Pin no. Pin Name Pin no. Pin Name Pin no. Pin Name Pin no. Pin Name
1 NC 61 Y26 121 Y86 181 Y146 241 Y206
2 V0 62 Y27 122 Y87 182 Y147 242 Y207
3 V0 63 Y28 123 Y88 183 Y148 243 Y208
4 V12 64 Y29 124 Y89 184 Y149 244 Y209
5 V43 65 Y30 125 Y90 185 Y150 245 Y210
6 V5 66 Y31 126 Y91 186 Y151 246 Y211
7 NC 67 Y32 127 Y92 187 Y152 247 Y212
8 VDD 68 Y33 128 Y93 188 Y153 248 Y213
9 S/C 69 Y34 129 Y94 189 Y154 249 Y214
10 EIO2 70 Y35 130 Y95 190 Y155 250 Y215
11 D0 71 Y36 131 Y96 191 Y156 251 Y216
12 D1 72 Y37 132 Y97 192 Y157 252 Y217
13 D2 73 Y38 133 Y98 193 Y158 253 Y218
14 D3 74 Y39 134 Y99 194 Y159 254 Y219
15 D4 75 Y40 135 Y100 195 Y160 255 Y220
16 D5 76 Y41 136 Y101 196 Y161 256 Y221
17 D6 77 Y42 137 Y102 197 Y162 257 Y222
18 D7 78 Y43 138 Y103 198 Y163 258 Y223
19 XCK 79 Y44 139 Y104 199 Y164 259 Y224
20 DISPOFF# 80 Y45 140 Y105 200 Y165 260 Y225
21 LP 81 Y46 141 Y106 201 Y166 261 Y226
22 EIO1 82 Y47 142 Y107 202 Y167 262 Y227
23 FR 83 Y48 143 Y108 203 Y168 263 Y228
24 L/R 84 Y49 144 Y109 204 Y169 264 Y229
25 MD 85 Y50 145 Y110 205 Y170 265 Y230
26 NC 86 Y51 146 Y111 206 Y171 266 Y231
27 VSS 87 Y52 147 Y112 207 Y172 267 Y232
28 NC 88 Y53 148 Y113 208 Y173 268 Y233
29 V5 89 Y54 149 Y114 209 Y174 269 Y234
30 V43 90 Y55 150 Y115 210 Y175 270 Y235
31 V12 91 Y56 151 Y116 211 Y176 271 Y236
32 V0 92 Y57 152 Y117 212 Y177 272 Y237
33 V0 93 Y58 153 Y118 213 Y178 273 Y238
34 NC 94 Y59 154 Y119 214 Y179 274 Y239
35 NC 95 Y60 155 Y120 215 Y180 275 Y240
36 Y1 96 Y61 156 Y121 216 Y181 276 NC
37 Y2 97 Y62 157 Y122 217 Y182
38 Y3 98 Y63 158 Y123 218 Y183
39 Y4 99 Y64 159 Y124 219 Y184
40 Y5 100 Y65 160 Y125 220 Y185
41 Y6 101 Y66 161 Y126 221 Y186
42 Y7 102 Y67 162 Y127 222 Y187
43 Y8 103 Y68 163 Y128 223 Y188
44 Y9 104 Y69 164 Y129 224 Y189
45 Y10 105 Y70 165 Y130 225 Y190
46 Y11 106 Y71 166 Y131 226 Y191
47 Y12 107 Y72 167 Y132 227 Y192
48 Y13 108 Y73 168 Y133 228 Y193
49 Y14 109 Y74 169 Y134 229 Y194
SSD1702 Rev 1.1 P 15/46 Dec 2003 Solomon Systech
SSD1702T2 TAB
Figure 5 - SSD1702T2 pin assignment (Copper view)
Solomon Systech Dec 2003 P 16/46 Rev 1.1 SSD1702
Table 4 - SSD1702T2 pin assignment
Pin no. Pin Name Pin no. Pin Name Pin no. Pin Name Pin no. Pin Name Pin no. Pin Name
1 NC 61 Y28 121 Y84 181 Y144 241 NC
2 V0 62 Y29 122 Y85 182 Y145 242 Y201
3 V12 63 Y30 123 Y86 183 Y146 243 Y202
4 V43 64 Y31 124 Y87 184 Y147 244 Y203
5 V5 65 Y32 125 Y88 185 Y148 245 Y204
6 NC 66 Y33 126 Y89 186 Y149 246 Y205
7 VDD 67 Y34 127 Y90 187 Y150 247 Y206
8 S/C 68 Y35 128 Y91 188 Y151 248 Y207
9 EIO2 69 Y36 129 Y92 189 Y152 249 Y208
10 D0 70 Y37 130 Y93 190 Y153 250 Y209
11 D1 71 Y38 131 Y94 191 Y154 251 Y210
12 D2 72 Y39 132 Y95 192 Y155 252 Y211
13 D3 73 Y40 133 Y96 193 Y156 253 Y212
14 D4 74 NC 134 Y97 194 Y157 254 Y213
15 D5 75 NC 135 Y98 195 Y158 255 Y214
16 D6 76 NC 136 Y99 196 Y159 256 Y215
17 D7 77 NC 137 Y100 197 Y160 257 Y216
18 XCK 78 Y41 138 Y101 198 Y161 258 Y217
19 DISPOFF# 79 Y42 139 Y102 199 Y162 259 Y218
20 LP 80 Y43 140 Y103 200 Y163 260 Y219
21 EIO1 81 Y44 141 Y104 201 Y164 261 Y220
22 FR 82 Y45 142 Y105 202 Y165 262 Y221
23 L/R 83 Y46 143 Y106 203 Y166 263 Y222
24 MD 84 Y47 144 Y107 204 Y167 264 Y223
25 VSS 85 Y48 145 Y108 205 Y168 265 Y224
26 V5 86 Y49 146 Y109 206 Y169 266 Y225
27 V43 87 Y50 147 Y110 207 Y170 267 Y226
28 V12 88 Y51 148 Y111 208 Y171 268 Y227
29 V0 89 Y52 149 Y112 209 Y172 269 Y228
30 NC 90 Y53 150 Y113 210 Y173 270 Y229
31 NC 91 Y54 151 Y114 211 Y174 271 Y230
32 NC 92 Y55 152 Y115 212 Y175 272 Y231
33 NC 93 Y56 153 Y116 213 Y176 273 Y232
34 Y1 94 Y57 154 Y117 214 Y177 274 Y233
35 Y2 95 Y58 155 Y118 215 Y178 275 Y234
36 Y3 96 Y59 156 Y119 216 Y179 276 Y235
37 Y4 97 Y60 157 Y120 217 Y180 277 Y236
38 Y5 98 Y61 158 Y121 218 Y181 278 Y237
39 Y6 99 Y62 159 Y122 219 Y182 279 Y238
40 Y7 100 Y63 160 Y123 220 Y183 280 Y239
41 Y8 101 Y64 161 Y124 221 Y184 281 Y240
42 Y9 102 Y65 162 Y125 222 Y185 282 NC
43 Y10 103 Y66 163 Y126 223 Y186 283 NC
44 Y11 104 Y67 164 Y127 224 Y187 284 NC
45 Y12 105 Y68 165 Y128 225 Y188
46 Y13 106 Y69 166 Y129 226 Y189
47 Y14 107 Y70 167 Y130 227 Y190
48 Y15 108 Y71 168 Y131 228 Y191
49 Y16 109 Y72 169 Y132 229 Y192
SSD1702 Rev 1.1 P 17/46 Dec 2003 Solomon Systech
SSD1702T3 TAB
Figure 6 - SSD1702T3 pin assignment (Copper view)
Solomon Systech Dec 2003 P 18/46 Rev 1.1 SSD1702
Table 5 - SSD1702T3 pin assignment
Pin no. Pin Name Pin no. Pin Name Pin no. Pin Name Pin no. Pin Name Pin no. Pin Name
1 NC 61 Y28 121 Y88 181 Y148 241 Y208
2 V0 62 Y29 122 Y89 182 Y149 242 Y209
3 V12 63 Y30 123 Y90 183 Y150 243 Y210
4 V43 64 Y31 124 Y91 184 Y151 244 Y211
5 V5 65 Y32 125 Y92 185 Y152 245 Y212
6 NC 66 Y33 126 Y93 186 Y153 246 Y213
7 VDD 67 Y34 127 Y94 187 Y154 247 Y214
8 S/C 68 Y35 128 Y95 188 Y155 248 Y215
9 EIO2 69 Y36 129 Y96 189 Y156 249 Y216
10 D0 70 Y37 130 Y97 190 Y157 250 Y217
11 D1 71 Y38 131 Y98 191 Y158 251 Y218
12 D2 72 Y39 132 Y99 192 Y159 252 Y219
13 D3 73 Y40 133 Y100 193 Y160 253 Y220
14 D4 74 Y41 134 Y101 194 Y161 254 Y221
15 D5 75 Y42 135 Y102 195 Y162 255 Y222
16 D6 76 Y43 136 Y103 196 Y163 256 Y223
17 D7 77 Y44 137 Y104 197 Y164 257 Y224
18 XCK 78 Y45 138 Y105 198 Y165 258 Y225
19 DISPOFF# 79 Y46 139 Y106 199 Y166 259 Y226
20 LP 80 Y47 140 Y107 200 Y167 260 Y227
21 EIO1 81 Y48 141 Y108 201 Y168 261 Y228
22 FR 82 Y49 142 Y109 202 Y169 262 Y229
23 L/R 83 Y50 143 Y110 203 Y170 263 Y230
24 MD 84 Y51 144 Y111 204 Y171 264 Y231
25 VSS 85 Y52 145 Y112 205 Y172 265 Y232
26 V5 86 Y53 146 Y113 206 Y173 266 Y233
27 V43 87 Y54 147 Y114 207 Y174 267 Y234
28 V12 88 Y55 148 Y115 208 Y175 268 Y235
29 V0 89 Y56 149 Y116 209 Y176 269 Y236
30 NC 90 Y57 150 Y117 210 Y177 270 Y237
31 NC 91 Y58 151 Y118 211 Y178 271 Y238
32 NC 92 Y59 152 Y119 212 Y179 272 Y239
33 NC 93 Y60 153 Y120 213 Y180 273 Y240
34 Y1 94 Y61 154 Y121 214 Y181 274 NC
35 Y2 95 Y62 155 Y122 215 Y182 275 NC
36 Y3 96 Y63 156 Y123 216 Y183 276 NC
37 Y4 97 Y64 157 Y124 217 Y184
38 Y5 98 Y65 158 Y125 218 Y185
39 Y6 99 Y66 159 Y126 219 Y186
40 Y7 100 Y67 160 Y127 220 Y187
41 Y8 101 Y68 161 Y128 221 Y188
42 Y9 102 Y69 162 Y129 222 Y189
43 Y10 103 Y70 163 Y130 223 Y190
44 Y11 104 Y71 164 Y131 224 Y191
45 Y12 105 Y72 165 Y132 225 Y192
46 Y13 106 Y73 166 Y133 226 Y193
47 Y14 107 Y74 167 Y134 227 Y194
48 Y15 108 Y75 168 Y135 228 Y195
49 Y16 109 Y76 169 Y136 229 Y196
SSD1702 Rev 1.1 P 19/46 Dec 2003 Solomon Systech
6. PIN DESCRIPTION
Pin Name SEGMENT MODE COMMON MODE
VDD This is the logic system power supply pin.
VSS Ground pin
V0, V12,
V43, V5
These are the power supply pins for LC driving voltage. Normally, the bias voltages
used are set by a resistor divider.
Voltage level must be set such that VSS ≤ V5 ≤ V43 ≤ V12 ≤ V0.
Refer to Section 8 for more details.
S/C This pin switches the driver between Segment and Common mode.
It should be set to H when segment mode is used.
It should be set to L when common mode is used.
MD This is for the selection of input interface.
When MD is set to H, 4-bit parallel input
mode is selected.
When MD is set to L, 8-bit parallel input
mode is selected.
The relationship between display data and
driver output is shown in Table 8 and
Table 9.
This is for the selection between Single
mode and Dual mode operation.
When MD is set to L, Single mode
operation is selected.
When MD is set to H, Dual mode operation
is selected.
In Single mode, the internal shift register
will work as a 240-bit one. The scan pulse
will run between Y1 to Y240.
In Dual mode, the internal shift register will
be divided into two independent half, each
with 120 bits. Two independent scan
pulses are allowed running
simultaneously. One scan pulse run
between Y1 to Y120 and the other run
between Y121 to Y240. This makes the
chip effectively work like two 120 channels
common driver, which and thus allowing
split screen application.
Application examples can be found in
Figure 12 to Figure 15.
Solomon Systech Dec 2003 P 20/46 Rev 1.1 SSD1702
Pin Name SEGMENT MODE COMMON MODE
L/R
L/R selects the scan direction of display
data output.
When L/R is set to L, data is read
sequentially at the direction of Y240 to Y1.
When L/R is set to H, data is read
sequentially at the direction of Y1 to Y240.
Refer to Table 8 and Table 9 for more
illustration.
L/R selects shift direction of shift register.
When L/R is set to L, data is shifted from
Y240 to Y1.
When L/R is set to H, data is shifted from
Y1 to Y240.
Refer to Table 10 for more illustration.
DISPOFF#
This is the display off control pin.
When DISPOFF# is set to H, the input
signal is level-shifted from logic voltage
level to LCD driving voltage level and
controls LCD drive circuit.
When it is set to L, the contents stored in
the line latch will be reset and Y1-Y240 will
output V5 level. However, data can still be
read into data latch regardless of the
condition of DISPOFF#.
After the DISPOFF# function is cancelled,
the driver will output deselected level (V12
or V43, depends on the level of FR) until it
encounters a falling edge of LP.
DISPOFF# removal time must meet the
AC characteristics shown in Table 14 and
Table 15. Otherwise, the driver may not
be able to output the correct data.
This is the display off control pin.
When DISPOFF# is set to H, the input
signal is level-shifted from logic voltage
level to LCD driving voltage level and
controls the LCD driving circuit.
When it is set to L, the contents stored in
the shift register will be reset and Y1-Y240
will output V5.
After the DISPOFF# function is cancelled,
the driver will output deselected level (V12
or V43, depends on the level of FR) until it
encounters a falling edge of LP.
DISPOFF# removal time must meet the
AC characteristics shown in Table 16.
Otherwise, the driver may not be able to
output the correct data.
D0 – D7
These are display data input pins.
For 4 bits operation, only D0 - D3 are used
and D4 - D7 should be connected to either
VDD or VSS.
D0 - D6 are not used in common mode.
They should be tied to VSS.
D7 is used as input pin in dual mode. Data
is input starting from the 121st bit
according to the data shift register.
XCK This is the shift clock input pin. Data is
read at the falling edge of the clock pulse.
It is not used in common mode. It should
be connected to VSS or left open.
LP This is the latch pulse input pin. Data is
latched at the falling edge of the clock
pulse.
This is the bi-directional shift register clock
pulse input pin. Data is shifted at the falling
edge of this clock pulse.
SSD1702 Rev 1.1 P 21/46 Dec 2003 Solomon Systech
Pin Name SEGMENT MODE COMMON MODE
FR
FR is the AC signal input for LC driving waveform. Normally it is the frame inversion
signal.
The input signal is level-shifted from logic voltage level to LC driving voltage level to
control the LC driving circuit. The output voltage of the LC driver output pins are set by
the line latch / shift register output signal and the FR signal. Their relationship is shown
in Table 6 and Table 7.
EIO1, EIO2
These are the I/O pins for chip selection.
When L/R is set to L, EIO1 will be the
output and EIO2 will be the input.
When L/R is set to H, EIO1 will be the
input and EIO2 will be the output.
After an LP signal is input and the
EIO(input) is set to L, the chip will be
selected. It will be deselected
automatically after reading 240 bits of
data.
EIO(output) is normally H. It will only be
pull L for one XCK cycle (from falling edge
to falling edge of XCK) when 240 bits of
data have been read.
Refer to Figure 10 for details timing.
These are the bi-directional shift register
shift data I/O pin.
When L/R is set to L, EIO1 will be the
output and EIO2 will be the input.
When L/R is set to H, EIO1 will be the
input and EIO2 will be the output.
A YD signal (Vertical scanning start pulse)
is expected at the EIO(input). A H level at
EIO(input) during LP falling edge indicates
the start of a vertical frame.
Refer to Figure 11 for details timing.
Y1-Y240 These are LC driver output pins. The output level can be referred Table 6 and Table 7.
Note: Logic H means VDD level
Logic L means VSS level
Solomon Systech Dec 2003 P 22/46 Rev 1.1 SSD1702
7. FUNCTIONAL BLOCK DESCRIPTIONS
Active control
In segment mode, this block controls the selection of the chip.
Following an LP signal input, and after the chip select signal is input, a select signal is generated
internally until 240 bits of data have been read in.
Once the data input is completed, a selection signal for cascade connection will be output and the
chip will be deselected.
In common mode, this block controls the input/output data of bi-directional pins.
Data Control
When the chip is in segment mode with 4-bit parallel mode enable, this block collects one 4-bit
data and transfers the data to Data Latch block in 4-bit format.
When the chip is in segment mode with 8-bit parallel mode enable, this block collects one 8-bit
data every XCK cycle and transfers the data to Data Latch block in 8-bit format.
This block has no function in common mode.
Data Latch
This block is only active in segment mode. It latches the data on the data bus which used to
determine the output level of each output pins. The latched state of each LC driver output pin is
controlled by the Data latch control.
Data Latch Control
This block is only active in segment mode.
There are 30 data latch unit in the chip. Each can store two 4-bit data. Data latch control
determines which of the data latch unit should receive the data from Data Control block.
The shift direction is controlled by the Control Logic block. After reading every 4 or 8 bits of data
(depending on 4-bit or 8-bit parallel mode), the selection signal will shift one bit to next data latch based
on the state of the control circuit logic.
Line Latch/Shift Register
In segment mode, it simultaneously latches all 240 bits of data into data latch at the falling edge
of the LP signal and output to the level shift block.
In common mode, it shifts data from the data input pin by one bit at the falling edge of the LP
signal.
Level Shifter
The logic voltage signal is level-shifted to the LCD driving voltage level and outputs to the driver
block.
4-level Driver
This block is used to output appropriate LCD driving voltage level (V0, V12, V43, V5) based on the
combinations of S/C, FR and DISPOFF# signals and the data from the line latch or shift register.
SSD1702 Rev 1.1 P 23/46 Dec 2003 Solomon Systech
Control Logic
This block controls the operation of other blocks. In segment mode, when a LP pulse has been
input, it controls the Line latch to latches 240 bits data simultaneously and then resets the Data latch
control block.
In common mode, this block controls the direction of data shift.
Power on reset
Reset all blocks during power on. All outputs (Y1 – Y240) will be set to deselect level.
Solomon Systech Dec 2003 P 24/46 Rev 1.1 SSD1702
8. FUNCTIONAL OPERATIONS
Output voltage level mapping
Table 6 - Output level truth table for segment mode
FR Latch Data DISPOFF# Driver output voltage level
L L H V43
L H H V5
H L H V12
H H H V0
X X L V5
Figure 7 - Illustration of output voltages in segment mode
R
R
R
R
(n-4)R
V0
V1
V2
V3
V4
V5
Connect to V0 of segment driver
Connect to V12 of segment driver
Connect to V43 of segment driver
Connect to V5 of segment driver
Not use in segment driver
Not use in segment driver
Remark:
• In segment mode, the voltage levels V1 and V4 are not used. V12 pin should be connected to voltage
level V2 and V43 pin should be connected to voltage level V3.
• 1/n bias is assumed
• VSS ≤ V5 ≤ V4 ≤ V3 ≤ V2 ≤ V1 ≤ V0
• H: VDD; L: VSS; X: Don’t care. These pins should be tied to either H or L and avoided from floating.
Latch Data H L H H L H X
FR L L L H H H X
DISPOFF# H H H H H H L
SSD1702 Rev 1.1 P 25/46 Dec 2003 Solomon Systech
Table 7 - Output level truth table for common mode
FR Latch Data DISPOFF# Driver output voltage level
L L H V43
L H H V0
H L H V12
H H H V5
X X L V5
Figure 8 - Illustration of output voltages in common mode
R
R
R
R
(n-4)R
V0
V1
V2
V3
V4
V5
Connect to V0 of common driver
Connect to V12 of common driver
Connect to V43 of common driver
Connect to V5 of common driver
Not use in common driver
Not use in common driver
Remark:
• In segment mode, the voltage levels V2 and V3 are not used. V12 pin should be connected to voltage
level V1 and V43 pin should be connected to voltage level V4.
• 1/n bias is assumed
• VSS ≤ V5 ≤ V4 ≤ V3 ≤ V2 ≤ V1 ≤ V0
• H: VDD; L: VSS; X: Don’t care. These pins should be tied to either H or L and avoided from floating.
Latch Data L H L L H L X
FR L L L H H H X
DISPOFF# H H H H H H L
Solomon Systech Dec 2003 P 26/46 Rev 1.1 SSD1702
9. DISPLAY DATA AND DRIVER OUTPUT PINS MAPPING
Table 8 – 4-bit parallel, Segment Mode
Number of clock
MD L/R EIO1 EIO2 Data
Input 1st 2
nd 3
rd … 58th 59th 60th
D0 Y237 Y233 Y229 … Y9 Y5 Y1
D1 Y238 Y234 Y230 … Y10 Y6 Y2
D2 Y239 Y235 Y231 … Y11 Y7 Y3
H L Output Input
D3 Y240 Y236 Y232 … Y12 Y8 Y4
D0 Y4 Y8 Y12 … Y232 Y236 Y240
D1 Y3 Y7 Y11 … Y231 Y235 Y239
D2 Y2 Y6 Y10 … Y230 Y234 Y238
H H Input Output
D3 Y1 Y5 Y9 … Y229 Y233 Y237
Table 9 – 8-bit parallel, Segment Mode
Number of clock
MD L/R EIO1 EIO2 Data
Input 1st 2
nd 3
rd … 28th 29th 30th
D0 Y233 Y225 Y217 … Y17 Y9 Y1
D1 Y234 Y226 Y218 … Y18 Y10 Y2
D2 Y235 Y227 Y219 … Y19 Y11 Y3
D3 Y236 Y228 Y220 … Y20 Y12 Y4
D4 Y237 Y229 Y221 … Y21 Y13 Y5
D5 Y238 Y230 Y222 … Y22 Y14 Y6
D6 Y239 Y231 Y223 … Y23 Y15 Y7
L L Output Input
D7 Y240 Y232 Y224 … Y24 Y16 Y8
D0 Y8 Y16 Y24 … Y224 Y232 Y240
D1 Y7 Y15 Y23 … Y223 Y231 Y239
D2 Y6 Y14 Y22 … Y222 Y230 Y238
D3 Y5 Y13 Y21 … Y221 Y229 Y237
D4 Y4 Y12 Y20 … Y220 Y228 Y236
D5 Y3 Y11 Y19 … Y219 Y227 Y235
D6 Y2 Y10 Y18 … Y218 Y226 Y234
L H Input Output
D7 Y1 Y9 Y17 … Y217 Y225 Y233
Table 10 – Common Mode
MD L/R Data transfer direction EIO1 EIO2 D7
L Y240 → Y1 Output Input X
L H Y1 → Y240 Input Output X
L Y240 → Y121
Y120 → Y1 Output Input Input
H
H Y1 → Y120
Y121 → Y240 Input Output Input
Where H: VDD
L: VSS
X: Don’t care. The pin should be tied to either H or L and avoided from floating.
SSD1702 Rev 1.1 P 27/46 Dec 2003 Solomon Systech
10. PRECAUTION
This IC is a high voltage LC driver. If voltage is supplied to the LC driver power supply while the power
supply of the logic system is floating, there may have high current flow inside the IC and permanently
damaged the system.
Besides, the logic condition inside IC is undefined when the logic power is just applied, therefore a
DISPOFF# signal is suggested for resetting the IC.
The recommend power up and down sequence is as follow:
Power up:
• Provide power to the logic system (VDD, VSS)
• Pull DISPOFF# to L
• Provide the LCD driving power (V0, V12, V43, V5)
• DISPOFF# can then be pulled H for normal operation
Power down:
• Pull DISPOFF# to L
• Disconnect LCD driving power supply
• Disconnect Logic system power supply
Figure 9 – Recommended power up and down sequence
VDD
V0
DISPOFF#
VDD
VSS
V0
VSS
VDD
VSS
Solomon Systech Dec 2003 P 28/46 Rev 1.1 SSD1702
11. MAXIMUM RATINGS
Table 11 - Maximum Ratings (Voltage Referenced to VSS)
Symbol Parameter Value Unit
VDD Logic supply voltage -0.3 to +4.0 V
V0 -0.3 to +32.0 V
V12 -0.3 to + V0+0.3 V
V43 -0.3 to + V0+0.3 V
V5
LC driving voltage supply
-0.3 to + V0+0.3 V
VI Input voltage -0.3 to VDD+0.3 V
TA Operating Temperature -30 to +85 °C
TSTG Storage Temperature -65 to +150 °C
* Maximum Ratings are those values beyond which damage to the device may occur. Functional
operation should be restricted to the limits in the Electrical Characteristics tables or Pin Description
section.
This device contains circuitry to protect the inputs against damage due to high static voltages or electric
fields. However, it is advised that normal precautions to be taken to avoid application of any voltage
higher than maximum rated voltages to this high impedance circuit. For proper operation, it is
recommended that VIN and VOUT be constrained to the range VSS ≤ (VIN or VOUT) ≤ VDD. Reliability of
operation is enhanced if unused inputs are connected to an appropriate logic voltage level (e.g. either
VSS or VDD). Unused outputs must be left open. All dummy and NC pins should be left open and
unconnected. Do not group dummy or NC pins together. This device may be light sensitive. Caution
should be taken to avoid exposed of this device to any light source during normal operation. This device
is not radiation protected.
SSD1702 Rev 1.1 P 29/46 Dec 2003 Solomon Systech
12. DC CHARACTERISTICS
SEGMENT MODE
Table 12 - DC Characteristics (Unless otherwise specified, voltage referenced to VSS, VDD = 2.4 to
3.6V, V0=+15.0 to +30.0V, TA = -30 to 85°C)
Symbol Parameter Test Condition Min Typ Max Unit
VDD VDD operation voltage - 2.4 - 3.6 V
V0 V0 operation voltage - 15.0 - 30.0 V
ISTB Stand-by current at VDD
pin
VDD = +3.6V, V0 = +30V,
V1 = VSS, all input static - - 5
µA
IDD1
Consumed current at VDD
(Chip is in deselected
stage, i.e. non data-taking)
VDD = +3.6V, V0 = +30V,
fXCK = 20MHz, fLP = 333kHz,
fFR=1389Hz, No-load,
EIO(input)=VDD, 4-bit mode,
D0-D4 switch at every XCK
cycle
- 450 900
µA
IDD2
Consumed current at VDD
(Chip is in selected stage,
i.e. data-taking)
VDD = +3.6V, V0 = +30V,
fXCK = 20MHz, fLP = 333kHz,
fFR=1389Hz, No-load,
EIO(input)=VSS, 4-bit mode,
D0-D4 switch at every XCK
cycle
- 750 1500
µA
IO Consumed current at V0
VDD = +3.6V, V0 = +30V,
fXCK = 20MHz, fLP = 333kHz,
fFR=1389Hz, No-load,
EIO(input)=VSS, 4-bit mode,
D0-D4 switch at every XCK
cycle
- - 2.5 mA
VIH 0.8xVDD - - V
VIL
Input voltage at
D0-D7, XCK, LP, L/R, FR,
MD, S/C, EIO1, EIO2,
DISPOFF#
- - 0.2xVDD V
VOH I
OH = -0.4mA 0.9xVDD - - V
VOL
Output voltage at
EIO1, EIO2 IOL = +0.4mA - - 0.1xVDD V
ILIH V
I = VDD - - 5 µA
ILIL
Input leakage current at
D0-D7, XCK, LP, L/R, FR,
MD, S/C, EIO1, EIO2,
DISPOFF# VI = VSS - - 5 µA
∆VON = 0.5V, V0 = +30V - 1.1 1.5
kΩ
RON Output resistance ∆VON = 0.5V, V0 = +20V - 1.1 2.0
kΩ
Solomon Systech Dec 2003 P 30/46 Rev 1.1 SSD1702
COMMON MODE
Table 13 - DC Characteristics (Unless otherwise specified, voltage referenced to VSS, VDD = 2.4 to
3.6V, V0=+15.0 to +30.0V, TA = -30 to 85°C)
Symbol Parameter Test Condition Min Typ Max Unit
VDD VDD operation voltage - 2.4 - 3.6 V
V0 V0 operation voltage - 15.0 - 30.0 V
ISTB Stand-by current at VDD
pin
VDD = +3.6V, V0 = +30V,
VI = VSS, all input static - - 5.0
µA
IDD1 Consumed current at VDD
pin
VDD = +3.6V, V0 = +30V,
fLP = 333kHz, fFR=1389Hz,
1/240 duty operation,
No-load
- 15 100
µA
IO Consumed current at V0
pin
VDD = +3.6V, V0 = +30V,
fLP = 333kHz, fFR=1389Hz,
1/240 duty operation,
No-load
- - 500
µA
VIH 0.8xVDD - - V
VIL
Input voltage at
D0-D7, XCK, LP, L/R, FR,
MD, S/C, EIO1, EIO2,
DISPOFF#
- - 0.2xVDD V
VOH I
OH = -0.4mA 0.9xVDD - - V
VOL
Output voltage at
EIO1, EIO2 IOL = +0.4mA - - 0.1xVDD V
ILIH V
I = VDD - - 5 µA
ILIL
Input leakage current at
D0-D7, XCK, LP, L/R, FR,
MD, S/C, EIO1, EIO2,
DISPOFF#
VI = VSS - - 5 µA
∆VON = 0.5V, V0 = +30V - 1.1 1.5
kΩ
RON Output resistance at Y1-
Y240 ∆VON = 0.5V, V0 = +20V - 1.1 2.0
kΩ
SSD1702 Rev 1.1 P 31/46 Dec 2003 Solomon Systech
13. AC CHARACTERISTICS
SEGMENT MODE
Table 14 - Interface Timing Characteristics (Unless otherwise specified, voltage referenced to VSS,
VDD = +3.0 to +3.6V, V0=+15.0 to +30.0V, TA = -30 to 85°C)
Symbol Parameter Test Condition Min Typ Max Unit
TWCK Shift clock period (1) TR, TF ≤ 10ns 50 - - ns
TWCKH Shift clock H pulse width - 15 - - ns
TWCKL Shift clock L pulse width - 15 - - ns
TDS Data setup time - 10 - - ns
TDH Data hold time - 12 - - ns
TWLPH Latch pulse H pulse width - 15 - - ns
TLD Shift clock rise to Latch pulse rise
time
- 0 - - ns
TSL Shift clock fall to Latch pulse fall time - 25 - - ns
TLS Latch pulse rise to Shift clock rise
time
- 25 - - ns
TLH Latch pulse fall to Shift pulse fall
time
- 25 - - ns
TR Input signal rise time (2) - - - 50 ns
TF Input signal fall time (2) - - - 50 ns
TS Enable setup time - 10 - - ns
TSD DISPOFF# removal time - 100 - - ns
TWDL DISPOFF# L pulse width - 1.2 - - µs
TD Output delay time1 CL = 15pF - - 30 ns
TPD1,
TPD2
Output delay time 2 CL = 15pF - 400 ns
TPD3 Output delay time 3 CL = 15pF - - 400 ns
Note:
(1) Take the cascade connection into consideration
(2) (TCK-TWCKH-TWCKL)/2 is maximum in the case of high speed operation.
Solomon Systech Dec 2003 P 32/46 Rev 1.1 SSD1702
SEGMENT MODE
Table 15 - Interface Timing Characteristics (VDD – VSS = +2.4 to +3.0V, V0=+15.0 to +30.0V, TA = -35
to 85°C)
Symbol Parameter Test Condition Min Typ Max Unit
TWCK Shift clock period (1) TR, TF ≤ 10ns 66 - - ns
TWCKH Shift clock H pulse width - 23 - - ns
TWCKL Shift clock L pulse width - 23 - - ns
TDS Data setup time - 15 - - ns
TDH Data hold time - 23 - - ns
TWLPH Latch pulse H pulse width - 30 - - ns
TLD Shift clock rise to Latch pulse rise
time
- 0 - - ns
TSL Shift clock fall to Latch pulse fall time - 50 - - ns
TLS Latch pulse rise to Shift clock rise
time
- 30 - - ns
TLH Latch pulse fall to Shift pulse fall
time
- 30 - - ns
TR Input signal rise time (2) - - - 50 ns
TF Input signal fall time (2) - - - 50 ns
TS Enable setup time - 15 - - ns
TSD DISPOFF# removal time - 100 - - ns
TWDL DISPOFF# L pulse width - 1.2 - - µs
TD Output delay time1 CL = 15pF - - 41 ns
TPD1,
TPD2
Output delay time 2 CL = 15pF - - 400 µs
TPD3 Output delay time 3 CL = 15pF - - 400 µs
Note:
(1) Take the cascade connection into consideration
(2) (TCK-TWCKH-TWCKL)/2 is maximum in the case of high speed operation.
SSD1702 Rev 1.1 P 33/46 Dec 2003 Solomon Systech
Figure 10 – Timing characteristics of SSD1702 in Segment mode
TPD1
TPD3
TWCKH
TLH
1
TLS
TSL
TD
Ts
TWDL
TF
TR
TLD
LP
XC
K
D0~D7
DISPOFF
#
TWLPH
First data of i
th
row Last data of i-1
th
row
TWCK TDH
TWCKL
TSD
TDS
LP
XC
K
EIO (input)
EIO (output)
F
R
LP
DISPOFF#
Y1~Y240
TPD2
In 4-bit mode, n = 240/4 = 60
In 8-bit mode, n = 240/8 = 30
2n
Solomon Systech Dec 2003 P 34/46 Rev 1.1 SSD1702
COMMON MODE
Table 16 - Interface Timing Characteristics (VDD - VSS = +2.4 to +3.6V, V0=+15.0 to +30.0V, TA = -35
to 85°C)
Symbol Parameter Test Condition Min Typ Max Unit
TWLP Shift clock period TR, TF ≤ 20ns 250 - - ns
VDD = +3.0 to 3.6V 15 - - ns TWLPH Shift clock H pulse width
VDD = +2.4 to 3.0V 30 - - ns
TSU Data setup time - 30 - - ns
TH Data hold time - 50 - - ns
TR Input signal rise time - - - 50 ns
TF Input signal fall time - - - 50 ns
TSD DISPOFF# removal time - 100 - - ns
TWDL DISPOFF# L pulse width - 1.2 - - µs
TDL Output delay time (1) CL=15 pF - - 200 ns
TPD1,TPD2 Output delay time (2) CL=15 pF - - 1.2 µs
TPD3 Output delay time (3) CL=15 pF - - 1.2 µs
Figure 11 – Timing characteristics of SSD1702 in Common mode
TH
TSU
TPD3
TPD2
TPD1
TWDL
TF
TR
LP
EIO(input)
/ D7
TWLP
TWLPH
TDL
TSD
Y1~Y240
LP
F
R
DISPOFF#
EIO
(
out
p
ut
)
DISPOFF
#
SSD1702 Rev 1.1 P 35/46 Dec 2003 Solomon Systech
14. APPLICATION EXAMPLES OF COMMON DRIVERS
Figure 12 – Application example of Single mode (L/R = L)
VSS (VDD)
VSS
DISPOFF#
LP
VSS
FR
First Last
EIO2 EIO1
DISPOFF#
LP
MD
FR
D7
L/R
Y240 Y1
EIO2 EIO1
DISPOFF#
LP
MD
FR
D7
L/R
Y240 Y1
EIO2 EIO1
DISPOFF#
LP
MD
FR
D7
L/R
Y240 Y1
YD
Figure 13 – Application example of Single mode (L/R = H)
VSS (VDD)
EIO2EIO1
DISPOFF#
LP
MD
FR
D7
L/R
Y1 Y240
DISPOFF#
VDD
LP
VSS
FR
First Last
YD EIO2EIO1
DISPOFF#
LP
MD
FR
D7
L/R
Y1 Y240
EIO2EIO1
DISPOFF#
LP
MD
FR
D7
L/R
Y1 Y240
Solomon Systech Dec 2003 P 36/46 Rev 1.1 SSD1702
Figure 14 – Application example of Dual mode (L/R = L)
VSS
LP
VSS
FR
First
(Group A)
Last
(Group B)
EIO2 EIO1
DISPOFF#
LP
MD
FR
D7
L/R
Y240 Y1
EIO2 EIO1
DISPOFF#
LP
MD
FR
D7
L/R
Y240 Y121 Y120 Y1
EIO2 EIO1
DISPOFF#
LP
MD
FR
D7
L/R
Y240 Y1
YDA
VDD
First
(Group B)
Last
(Group A)
YDB
DISPOFF#
VSS(VDD)
Figure 15 – Application example of Dual mode (L/R = H)
EIO1 EIO2
DISPOFF#
LP
MD
FR
D7
L/R
Y1 Y240
EIO1 EIO2
DISPOFF#
LP
MD
FR
D7
L/R
Y1 Y120 Y121 Y240
VSS (VDD)
DISPOFF#
VDD
LP
VSS
FR
First
(Group A)
Last
(Group B)
YDA
VDD
First
(Group B)
Last
(Group A)
YDB
EIO1 EIO2
DISPOFF#
LP
MD
FR
D7
L/R
Y1 Y240
SSD1702 Rev 1.1 P 37/46 Dec 2003 Solomon Systech
15. APPLICATION EXAMPLES OF SEGMENT DRIVERS
Figure 16 – Application example of Segment mode (L/R = L)
D0-D7
VSS
EIO2 EIO1
XCK
LP
MD
FR
D0-D7
L/R
Y240 Y1
EIO2 EIO1
XCK
LP
MD
FR
D0-D7
L/R
Y240 Y1
EIO2 EIO1
XCK
LP
MD
FR
D0-D7
L/R
Y240 Y1
XCK
LP
VSS
FR
First Data Last Data
8
VSS
Figure 17 – Application example of Segment mode (L/R = H)
EIO2EIO1
XCK
LP
MD
FR
D0-D7
L/R
Y1 Y240
LP
XCK
VDD
D0-D7
FR
VSS
8
EIO2EIO1
XCK
LP
MD
FR
D0-D7
L/R
Y1 Y240
EIO2EIO1
XCK
LP
MD
FR
D0-D7
L/R
Y1 Y240
First Data Last Data
VSS
Solomon Systech Dec 2003 P 38/46 Rev 1.1 SSD1702
16. TIMING CHART OF CASCADE CONNECTION OF SEGMENT DRIVERS
Figure 18 – Timing chart of cascade connection of segment drivers
EIO (Device B output,
cascade to device C input)
22
2
FR
1 n 1n1n 2
1
n
EIO (Device A input)
D0~D7
XCK
LP
EIO (Device A output,
cascade to device B input)
EIO (Device C output,
cascade to device D
)
First data
Device A Device B Device C Device D
H
L
In 4-bit mode, n = 240/4 = 60
In 8-bit mode, n = 240/8 = 30
Last data
2
1n
SSD1702 Rev 1.1 P 39/46 Dec 2003 Solomon Systech
17. APPLICATION EXAMPLES
Figure 19 – Typical configuration for 320x240 application
EIO1
M
D
S/C
L/R
D0-D7
EIO2
FR
LP
DISPOFF#
XCK
EIO1
M
D
S/C
L/R
D0-D7
EIO2
FR
LP
DISPOFF#
XCK
320x240 Dot Matrix
LCD Panel
YD
FR
LP
DISPOFF#
XCK
D0- D7
LCD
Controller
VEE
V0
V1
V2
V3
V4
V5
VSS
VDD
R
R
R
R
(n-
4)R
Y1-Y320
Y1-Y240
COM1
COM2
.
.
.
.
.
.
COM239
COM240
SEG1
SEG2
.
.
.
.
.
.
SEG319
SEG320
V DD, V SS,
V0, V1, V4, V5
VDD, VSS,
V0, V2, V3, V5
SSD1702
SSD1703
Segment driver
Common driver
Remark:
• The circuit is in 1/n bias
• VSS ≤ V5 ≤ V4 ≤ V3 ≤ V2 ≤ V1 ≤ V0 ≤ VEE
• VEE is the maximum driving voltage allowed, which is equal to or above V0.
• For common driver
o V0 should be connected to pin V0
o V1 should be connected to pin V12
o V4 should be connected to pin V43
o V5 should be connected to pin V5
• For segment driver
o V0 should be connected to pin V0
o V2 should be connected to pin V12
o V3 should be connected to pin V43
o V5 should be connected to pin V5
Solomon Systech Dec 2003 P 40/46 Rev 1.1 SSD1702
18. TAB PACKAGE DETAIL DIMENSIONS
SSD1702T1 TAB
Figure 20 – SSD1702T1 TAB detail dimensions
SOLOMON
SSD1702T1
SSD1702 Rev 1.1 P 41/46 Dec 2003 Solomon Systech
Solomon Systech Dec 2003 P 42/46 Rev 1.1 SSD1702
SSD1702T2 TAB
Figure 21 – SSD1702T2 TAB detail dimensions
SSD1702T2
SOLOMON
SSD1702 Rev 1.1 P 43/46 Dec 2003 Solomon Systech
Solomon Systech Dec 2003 P 44/46 Rev 1.1 SSD1702
SSD1702T3 TAB
Figure 22 – SSD1702T3 TAB detail dimensions
SSD1702 Rev 1.1 P 45/46 Dec 2003 Solomon Systech
Solomon Systech Dec 2003 P 46/46 Rev 1.1 SSD1702
SSD1702 Rev 1.1 P 47/46 Dec 2003 Solomon Systech
Solomon Systech reserves the right to make changes without further notice to any products herein. Solomon Systech makes no warranty,
representation or guarantee regarding the suitability of its products for any particular purpose, nor does Solomon Systech assume any liability arising
out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or
incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for
each customer application by customer's technical experts. Solomon Systech does not convey any license under its patent rights nor the rights of
others. Solomon Systech products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the
body, or other applications intended to support or sustain life, or for any other application in which the failure of the Solomon Systech product could
create a situation where personal injury or death may occur. Should Buyer purchase or use Solomon Systech products for any such unintended or
unauthorized application, Buyer shall indemnify and hold Solomon Systech and its offices, employees, subsidiaries, affiliates, and distributors harmless
against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or
death associated with such unintended or unauthorized use, even if such claim alleges that Solomon Systech was negligent regarding the design or
manufacture of the part.
http://www.solomon-systech.com
